




### Features

- Compatible with X2MSA
- Electrical Interface: 4 Lanes @ 3.125Gbit/s
- Hot Pluggable 70-PIN Connector with XAUI Electrical Interface
- Management and control via MDIO 2-wire interface
- Power Supply :+3.3V, APS (+1.2V)
- Power Dissipation 4W Maximum
- Diagnostic Optics Monitoring
- Temperature Range: 0~ 70 °C
- ROHS6 Compatible 

## 10G X2 TO SFP+ Converter Module

# XK2T

### Applications

- 10GE Core-routers
- 10GE Storage
- Other 10Gbps Ethernet Transmission System

### Absolute Maximum Ratings

Parameter	Symbol	Min	Max	Unit	Ref.
Storage Ambient Temperature Range		-40	+85	°C	non condensing
Powered case Temperature Range		0	+70	°C	non condensing
Adaptable Power Supply (APS)	Vapsense	0	1.5	V	Voltage @ Pin APS Sense
Supply Voltage Range @ 3.3V	Vcc3	-0.5	4.0	V	

Any stress beyond the maximum ratings can result in permanent damage. The device specifications are guaranteed only under the recommended operating conditions.

## Pin Definitions


Pin No	Name	Dir	Function	Notes
1	GND		Electrical Ground	1
2	GND		Electrical Ground	1
3	GND		Electrical Ground	1
4	5.0V		Power	2
5	3.3V		Power	2
6	3.3V		Power	2
7	APS =1.2V		Adaptive Power Supply	2
8	APS =1.2V		Adaptive Power Supply	2
9	LASI		Open Drain Compatible 10K-	4
10	RESET	I	Open Drain compatible. 10-22K pull-up on transceiver Logic high = Normal	4
11	VEND SPECIFIC		Vendor Specific Pin. Leave unconnected when not in use.	8
12	TX ON/OFF	I	Open Drain compatible. 10-22K pull-up on transceiver Logic high = Transmitter On	4
13	RESERVED		Reserved	4
14	MOD DETECT	O	Pulled low inside module through 1k	
15	VEND SPECIFIC		Vendor Specific Pin. Leave unconnected when not in use.	
16	VEND SPECIFIC		Vendor Specific Pin. Leave unconnected when not in use.	
17	MDIO	I/O	Management Data IO	4, 5
18	MDC	I	Management Data Clock	4, 5
19	PRTAD4	I	Port Address Bit 4 (Low = 0)	
20	PRTAD3	I	Port Address Bit 3 (Low = 0)	
21	PRTAD2	I	Port Address Bit 2 (Low = 0)	
22	PRTAD1	I	Port Address Bit 1 (Low = 0)	
23	PRTAD0	I	Port Address Bit 0 (Low = 0)	
24	VEND SPECIFIC		Vendor Specific Pin. Leave unconnected when not in use.	
25	APS SET		Feedback input for APS	
26	RESERVED		Reserved for Avalanche Photodiode use.	
27	APS SENSE		APS Sense Connection	
28	APS =1.2V		Adaptive Power Supply	2
29	APS =1.2V		Adaptive Power Supply	2
30	3.3V		Power	2
31	3.3V		Power	2
32	5.0V		Power	2

33	GND		Electrical Ground	1
34	GND		Electrical Ground	1
35	GND		Electrical Ground	1
36	GND		Electrical Ground	1
37	GND		Electrical Ground	1
38	RESERVED		Reserved	
39	RESERVED		Reserved	
40	GND		Electrical Ground	1
41	RX LANE0+	O	Module XAUI Output Lane 0+	7
42	RX LANE0-	O	Module XAUI Output Lane 0-	7
43	GND		Electrical Ground	1
44	RX LANE1+	O	Module XAUI Output Lane 1+	7
45	RX LANE1-	O	Module XAUI Output Lane 1-	7
46	GND		Electrical Ground	1
47	RX LANE2+	O	Module XAUI Output Lane 2+	7
48	RX LANE2-	O	Module XAUI Output Lane 2-	7
49	GND		Electrical Ground	1
50	RX LANE3+	O	Module XAUI Output Lane 3+	7
51	RX LANE3-	O	Module XAUI Output Lane 3-	7
52	GND		Electrical Ground	1
53	GND		Electrical Ground	1
54	GND		Electrical Ground	1
55	TX LANE0+	I	Module XAUI Input Lane 0+	7
56	TX LANE0-	I	Module XAUI Input Lane 0-	7
57	GND		Electrical Ground	1
58	TX LANE1+	I	Module XAUI Input Lane 1+	7
59	TX LANE1-	I	Module XAUI Input Lane 1-	7
60	GND		Electrical Ground	1
61	TX LANE2+	I	Module XAUI Input Lane 2+	7
62	TX LANE2-	I	Module XAUI Input Lane 2-	7
63	GND		Electrical Ground	1
64	TX LANE3+	I	Module XAUI Input Lane 3+	7
65	TX LANE3-	I	Module XAUI Input Lane 3-	7
66	GND		Electrical Ground	1
67	RESERVED		Reserved	
68	RESERVED		Reserved	
69	GND		Electrical Ground	1
70	GND		Electrical Ground	1


Notes:

- 1) Ground connections are common for TX and RX.
- 2) All connector contacts are rated at 0.5A nominal.
- 4) 1.2V CMOS compatible.





- 5) MDIO and MDC timing must comply with IEEE802.3ae, Clause 45.3
- 7) XAUI output characteristics should comply with IEEE802.3ae Clause 47.
- 8) Transceivers will be MSA compliant when no signals are present on the vendor specific pins.



**Figure1.** Functional Diagram of Typical X2 Style Transceiver



**Figure 2.** Electrical Pin-out Details



## Appendix A. Document Revision

Version No.	Date	Description
1.0	2012-06-01	Preliminary datasheet
2.0	2012-06-01	Update format

E-mail: [info@xenia.si](mailto:info@xenia.si)

Web: [www.xenia.si](http://www.xenia.si)